

# **APPENDIX A**

**(CLEAN VERSION OF SUBSTITUTE SPECIFICATION EXCLUDING CLAIMS)**

**(Serial No. 09/910,542)**

PATENT  
Attorney Docket 7134.1US (95-0654.01/US)

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: \_\_\_\_\_

Date of Deposit with USPS: \_\_\_\_\_

Person making Deposit: \_\_\_\_\_

APPLICATION FOR LETTERS PATENT

for

**CAP LAYER ON GLASS PANELS FOR IMPROVING TIP UNIFORMITY  
IN COLD CATHODE FIELD EMISSION TECHNOLOGY**

Inventors:  
James J. Alwan  
Behnam Moradi  
Kevin Tjaden

Attorney:  
Joseph A. Walkowski  
Registration No. 28,765  
**TRASKBRITT**  
P.O. Box 2550  
Salt Lake City, Utah 84110  
(801) 532-1922

## TITLE OF THE INVENTION

### CAP LAYER ON GLASS PANELS FOR IMPROVING TIP UNIFORMITY IN COLD CATHODE FIELD EMISSION TECHNOLOGY

#### Government Rights

**[0001]** This invention was made with Government support under Contract No. DABT63-93-C-0025 awarded by the Advanced Research Projects Agency (ARPA) . The Government has certain rights in this invention.

#### BACKGROUND OF THE INVENTION

**[0002]** The present invention pertains to a method for improving the uniformity of tip placement in cold cathode field emission technology and the improved product, particularly the cathode, resulting therefrom.

**[0003]** Field emission display (FED) technology utilizes a matrix addressable array of pointed, thin film, cold field emission cathodes in combination with a phosphor luminescent screen, as represented, for example, by U. S. Patent No. 5,210,472, the disclosure of which is incorporated herein by reference. An emissive flat panel display operates on the principles of cathodoluminescent phosphors excited by cold cathode field emission electrons. A faceplate having a cathodoluminescent phosphor coating receives patterned electron bombardment from an opposing cathode thereby providing a light image which can be seen by a viewer. The faceplate is separated from the cathode by a vacuum gap and, in some embodiments, the face plate and the cathode are prevented from collapsing together by physical standoffs or spacers fixed between them. In some embodiments, the cathode is integrally formed with a back plate, while in others the back plate is separate from the cathode, surrounds the cathode, and is sealed to the face plate.

**[0004]** The cathode of a field emission display is comprised of arrays of emission sites (emitters) which are typically sharp cones that produce electron emission in the presence of an intense electric field. An extraction grid disposed relative to the sharp emitters provides the intense positive voltage for the electric field.

**[0005]** FEDs have, heretofore, required that high quality (and, thus, expensive) glass or single crystalline silicon be used for the cathode substrate. This requirement has been necessary

to avoid shrinkage of the cathode substrate during subsequent processing and to prevent layers from delamination.

**[0006]** Current processes for making large area field emission flat panel displays are expensive due to several requirements, including having a cathode substrate with a flawless, smooth and flat surface with reasonable chemical durability. Another important parameter that must be considered is the above mentioned shrinkage problem. The shrinkage of the cathode substrate, after heat processing, is important when making a pattern on a large substrate, as shrinkage causes misalignment between patterns on the substrate. Further still, the substrate from which the cathode tips (and circuitry, therefore) is made, must traditionally contain no, or few, impurities. Otherwise, during operations, the impurities will migrate into the tips or control circuitry, thus, affecting performance. Therefore, expensive glass which is thermally matched to silicon, or single crystalline silicon, itself, has been traditionally used as the substrate on which a cathode is made. Therefore, there is a need for a less expensive substrate with reasonable quality for mass production of field emission displays.

**[0007]** An example of the prior art may be found in U. S. Patent No. 4,857,161, the disclosure of which is incorporated herein by reference.

#### BRIEF SUMMARY OF THE INVENTION

**[0008]** The present invention concerns a method for improving the uniformity in tip location in cold cathode field emission devices, particularly those of large scale, by initially placing a cap layer on a cathode substrate, prior to processing and the resulting product. Thus the present invention has the ability to produce more uniform silicon tips while substantially eliminating delamination of silicon layers.

#### BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

**[0009]** The present invention will now be described by way of example, with reference to the accompanying drawings, in which:

**[0010]** Fig. 1 is a schematic cross section through an FED in accordance with the prior art; and

[0011] Fig. 2 is a schematic cross section through an FED in accordance with the present invention.

[0012] Fig. 3 is a schematic cross section through an FED in accordance with the present invention and this embodiment has a cap layer that includes an anti-reflective coating.

[0013] Fig. 4 is a schematic cross section through an FED in accordance with the present invention and this embodiment has a cap layer that includes a light blocking layer.

## DETAILED DESCRIPTION OF THE INVENTION

[0014] Referring to Fig. 1, a field emission display 10 employing a cold cathode 12 and an opposing spaced anode 14 is shown. The cathode 12 has a substrate 16, which has been comprised of a glass, matched to the characteristics of silicon, as explained above. The substrate 16 is coated with a conductive layer 18, such as amorphous silicon, microcrystalline silicon or polysilicon, and, at each emission site, conical micro-cathode emitters 20 are formed on the conductive layer 18. An insulator 22 separates a grid 24 from the conductive layer 18. The anode 14 is a transparent glass 26 coated with phosphors 28. This assembly is sealed in a package (not shown) and a high vacuum is drawn inside the package. The cathode 12, grid 24, and anode 14 are connected to electrical source 30. When a voltage differential from source 30 is applied between cathode 12 and grid 24, a stream of electrons is emitted towards the phosphors 28 of the anode 14.

[0015] One example embodiment of the present invention improves the above-described display shown in Fig. 1 by depositing a cap layer 32 directly on the surface of an inexpensive substrate 34, such as a soda-lime glass or plastics material substrate, followed by the conductive layer 36 from which tips 38 are formed. Examples of 25 acceptable materials for the cap layer 32 include a silicon dioxide ( $\text{SiO}_2$ ), silicon nitride ( $\text{Si}_3\text{N}_4$ ), silicon carbide or polycrystalline carbon. The cap layer needs to have a thickness of only 0.10 microns.

[0016] One acceptable method for making such a cap layer 32 is a plasma enhanced, chemical vapor deposition having the following process parameters:

$\text{SiH}_4$  = 100 standard cubic cm/mm (sccm)

$\text{N}_2\text{O}$  = 2000 sccm

$\text{N}_2$  = 900 sccm

Power = 900 watts

Pressure = 1 Torr

Temperature = 300°C

Next, Si film is deposited over the cap layer by the following process:

$\text{SiH}_4$  = 800 sccm

$\text{PH}_3$  = 8.0 sccm

Power = 300 Watts

Pressure = 1 Torr

Temperature = 300°C

or

$\text{SiH}_4$  = 800 sccm

$\text{B}_2\text{H}_6$  = 2.0 sccm

Power = 200 Watts

Pressure = 1 Torr

Temperature = 250°C

**[0017]** From this layer, cathode tips are fabricated according to many alternative techniques (for example, as seen in U. S. Patent Nos. 5,229,331, 5,302,238, 5,372,973, and 5,391,259), all of which are incorporated herein by reference.

**[0018]** The advantage of the present invention is three fold:

**[0019]** 1. The cap layer covers surface flaws in the glass substrate, which reduces concentration points of local stress and, consequently, results in more uniform tips.

**[0020]** 2. The cap layer also serves as a diffusion barrier against certain contaminants that eventually could cause voids and valleys on the surface of the glass, and again result in tip non-uniformity.

**[0021]** 3. The cap layer significantly reduces glass shrinkage and thermal stress. This is especially more evident when silicon tips are deposited on uncoated glass substrates where deposited films delaminate immediately after deposition, due to very high thermal stress.

**[0022]** The forgoing illustrative embodiment has been discussed with reference to a glass substrate. It should be noted that the present invention is not restricted to glass, but may be used with other inexpensive substrates, such as plastics or any other non conductive materials.

**[0023]** It should also be noted that it would be within the scope of the invention to include a leaching of sodium in the substrate to prevent sodium from moving into the cap layer.

**[0024]** It should be further noted that it is within the scope of the present invention to include an anti-reflective coating or light blocking layer within the cap layer.

**[0025]** Fig. 3 shows an embodiment of the present invention that has a cap layer that includes within it an anti-reflective coating. The embodiment that is shown in Fig. 3 is substantially similar to the embodiment shown in Fig. 2, except that the cap layer includes within it the anti-reflective coating. Therefore, referring to the Figs. 2 and 3, the reference numbers that are the same refer to the same elements in the two embodiments.

**[0026]** Referring to Fig. 3, the cap layer is shown generally at 42. The cap layer is formed from one of the class of acceptable cap materials discussed above which is shown at 44 and anti-reflective coating which is shown at 45. The anti-reflective coating will prevent the reflection of light at the location where it is disposed.

**[0027]** Fig. 4 shows another embodiment of the present invention. This embodiment has a cap layer that includes within it a light blocking layer. The embodiment that is shown in Figure 4 is substantially similar to the embodiment shown in Fig. 2, except that the cap layer includes within it the light blocking layer. Therefore, referring to the Figs. 2 and 4, the reference numbers that are the same refer to the same elements in the two embodiments.

**[0028]** Referring to Fig. 4, the cap layer 46 is shown generally at 46. The cap is formed from one of the class of acceptable cap materials discussed above which is shown at 48 and is the light blocking layer which is shown at 50. The light blocking layer will prevent light from passing through the cap layer.

**[0029]** The present invention may be subject to many modifications and changes without departing from the spirit or essential characteristics thereof. The present embodiment should, therefore, be considered in all respects as being illustrative and not restrictive of the scope of the invention as defined by the appended claims.